



PATENT APPLICATION
Q63926

21235
#2/A
pay
1-9-02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of

Koutaro HACHIYA

Appln. No.: 09/822,512

Confirmation No. (not yet assigned)

Group Art Unit: Not yet assigned

Filed: April 2, 2001

Examiner: Not yet assigned

For: METHOD AND APPARATUS FOR
MATRIX REORDERING AND
ELECTRONIC CIRCUIT SIMULATION

RECEIVED
JUN 1 2001
Technology Center 2100

PRELIMINARY AMENDMENT

Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified application as follows.

IN THE SPECIFICATION:

Please make the changes to the specification as noted below. To aid the Examiner in the identification of the changes, a marked-up version of the specification changes is attached as an addendum hereto.

In the last paragraph of page 1 (which bridges over to page 2), please delete that paragraph and replace it with the following:

Conventionally, there are provided system simulation methods that use computers to describe elements constructing the system as linear simultaneous equations, which are repeatedly resolved to analyze operations of the system. Gaussian elimination is frequently used in the system simulation methods and is known as one of methods for obtaining solutions of the linear simultaneous equations. The Gaussian elimination produces solutions by an advance elimination

A1
cont.